|
서울시립대학교 전전설2 전자전기컴퓨터설계실험2 결과와 예비레포트 동시에 2주차 Lab02 Schematic Design with Logic Gates
소개글
"서울시립대학교 전전설2 전자전기컴퓨터설계실험2 결과레포트와 예비레포트 2주차 Lab02 Schematic Design with Logic Gates"
|
|
|
gate, a 2-input NOR gate, and a 2-input XOR gates, and create schematics and symbols of these logic gates. These logic gates will be used as standard cells for designing other more complex logic gates (such as 21 MUX in following section) Verify the functionality of these logic gates you have design
|
|
|
schematics and symbols of inverter, 2-input NAND gate, 2-input NOR gate, 2-input XOR gate which are standard cells. Verify the functionality of these logic gates you have designed with transient simulation which includes all possible input combinations. Attach screenshots of your work.
2. Create
|
|
|
logic gate의 방법으로 구현하면, a, s, z, x를 통해 바로 Q와 notQ에 입력된다. 하지만 실제로 구현하기 위해서는 logic gate로 실현한다.
8.참고문헌
(1) Fundamentals of Digital Logic with VHDL Design second edition, Stephen Brown, 2005
(2) http://princess.kongju.ac.kr/DigitalMain/d
|
|
|
Logic Design using Verilog HDL
목차
Ⅰ. 서론
1. 실험 목적
2. 실험 이론
2.1. HDL
2.2. Verilog
Ⅱ. 본론
1. 실험 장비 및 사용법
1.1. Verilog HDL
1.1.1. Verilog 어휘 규칙
1.1.2. Module(1)
1.1.3. Logic Value
1.1.4. Data Type
1.1.5. Operator
1.1.6. Gate
|
|
 |
common alternating current
systems. The following figure shows a typical block diagram of a monopole system. Explain main function of the rectifier and the inverter and design a simple circuit of the rectifier and inverter. Also,
describe a possible problem of using rectifier / inverter and the so
|
|
메뉴펼치기
