목차
없음
본문내용
f door_lock_mod_tb is
component door_lock
port ( clk : in std_logic;
rst : in std_logic;
ps_start : in std_logic;
ps_end : in std_logic;
ps_mod : in std_logic;
ps_num : in std_logic_vector (3 downto 0);
door_open : out std_logic;
alarm : out std_logic );
end component;
signal clk : std_logic;
signal rst : std_logic;
signal ps_start : std_logic;
signal ps_end : std_logic;
signal ps_mod : std_logic;
signal ps_num : std_logic_vector (3 downto 0);
signal door_open : std_logic;
signal alarm : std_logic;
begin
uut : door_lock port map(clk, rst, ps_start,ps_end,ps_mod,ps_num,door_open);
tb_rst : process
begin
rst <='1'; wait;
end process;
tb_mod : process
begin
ps_mod <='0'; wait for 5 ns;
ps_mod <='1'; wait for 10 ns;
ps_mod <='0'; wait;
end process;
tb_clk : process
begin
clk <= '0'; wait for 10 ns;
clk <= '1'; wait for 10 ns;
end process;
tb_ps_end : process
begin
ps_end <= '0'; wait for 25 ns;
ps_end <= '1'; wait for 10 ns;
ps_end <= '0'; wait for 50 ns;
ps_end <= '1'; wait for 10 ns;
ps_end <= '0'; wait;
end process;
tb_ps_num : process
begin
ps_num <="0000"; wait for 10 ns;
ps_num <="1101"; wait for 60 ns;
ps_num <="1001"; wait;
end process;
end;
③ 알람 확인
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity door_lock_alarm_tb is
end door_lock_alarm_tb;
architecture door_lock of door_lock_alarm_tb is
component door_lock
port ( clk : in std_logic;
rst : in std_logic;
ps_start : in std_logic;
ps_end : in std_logic;
ps_mod : in std_logic;
ps_num : in std_logic_vector (3 downto 0);
door_open : out std_logic;
alarm : out std_logic );
end component;
signal clk : std_logic;
signal rst : std_logic;
signal ps_start : std_logic;
signal ps_end : std_logic;
signal ps_mod : std_logic;
signal ps_num : std_logic_vector (3 downto 0);
signal door_open : std_logic;
signal alarm : std_logic;
begin
uut : door_lock port map(clk, rst, ps_start,ps_end,ps_mod,ps_num,door_open);
tb_rst : process
begin
-- rst <= '0'; wait for 5 ns;
rst <='1'; wait;
end process;
tb_clk : process
begin
clk <= '0'; wait for 10 ns;
clk <= '1'; wait for 10 ns;
end process;
tb_ps_start : process
begin
ps_start <='0'; wait for 5 ns;
ps_start <='1'; wait for 10 ns;
ps_start <='0'; wait for 70 ns;
ps_start <='1'; wait for 10 ns;
ps_start <='0'; wait for 70 ns;
ps_start <='1'; wait for 10 ns;
ps_start <='0'; wait for 70 ns;
ps_start <='1'; wait for 10 ns;
ps_start <='0'; wait;
end process;
tb_ps_end : process
begin
ps_end <= '0'; wait for 25 ns;
ps_end <= '1'; wait for 10 ns;
ps_end <= '0'; wait for 70 ns;
ps_end <= '1'; wait for 10 ns;
ps_end <= '0'; wait for 70 ns;
ps_end <= '1'; wait for 10 ns;
ps_end <= '0'; wait for 70 ns;
ps_end <= '1'; wait for 10 ns;
ps_end <= '0'; wait;
end process;
tb_ps_num : process
begin
ps_num <="0000"; wait for 15 ns;
ps_num <="1001"; wait for 80 ns;
ps_num <="1111"; wait for 80 ns;
ps_num <="1110"; wait for 80 ns;
ps_num <="1101"; wait;
end process;
end;
7. 시뮬레이션 결과
① 입력모드 확인
② 수정모드 확인
③ 알람 확인 1
④ 알람 확인 2
component door_lock
port ( clk : in std_logic;
rst : in std_logic;
ps_start : in std_logic;
ps_end : in std_logic;
ps_mod : in std_logic;
ps_num : in std_logic_vector (3 downto 0);
door_open : out std_logic;
alarm : out std_logic );
end component;
signal clk : std_logic;
signal rst : std_logic;
signal ps_start : std_logic;
signal ps_end : std_logic;
signal ps_mod : std_logic;
signal ps_num : std_logic_vector (3 downto 0);
signal door_open : std_logic;
signal alarm : std_logic;
begin
uut : door_lock port map(clk, rst, ps_start,ps_end,ps_mod,ps_num,door_open);
tb_rst : process
begin
rst <='1'; wait;
end process;
tb_mod : process
begin
ps_mod <='0'; wait for 5 ns;
ps_mod <='1'; wait for 10 ns;
ps_mod <='0'; wait;
end process;
tb_clk : process
begin
clk <= '0'; wait for 10 ns;
clk <= '1'; wait for 10 ns;
end process;
tb_ps_end : process
begin
ps_end <= '0'; wait for 25 ns;
ps_end <= '1'; wait for 10 ns;
ps_end <= '0'; wait for 50 ns;
ps_end <= '1'; wait for 10 ns;
ps_end <= '0'; wait;
end process;
tb_ps_num : process
begin
ps_num <="0000"; wait for 10 ns;
ps_num <="1101"; wait for 60 ns;
ps_num <="1001"; wait;
end process;
end;
③ 알람 확인
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity door_lock_alarm_tb is
end door_lock_alarm_tb;
architecture door_lock of door_lock_alarm_tb is
component door_lock
port ( clk : in std_logic;
rst : in std_logic;
ps_start : in std_logic;
ps_end : in std_logic;
ps_mod : in std_logic;
ps_num : in std_logic_vector (3 downto 0);
door_open : out std_logic;
alarm : out std_logic );
end component;
signal clk : std_logic;
signal rst : std_logic;
signal ps_start : std_logic;
signal ps_end : std_logic;
signal ps_mod : std_logic;
signal ps_num : std_logic_vector (3 downto 0);
signal door_open : std_logic;
signal alarm : std_logic;
begin
uut : door_lock port map(clk, rst, ps_start,ps_end,ps_mod,ps_num,door_open);
tb_rst : process
begin
-- rst <= '0'; wait for 5 ns;
rst <='1'; wait;
end process;
tb_clk : process
begin
clk <= '0'; wait for 10 ns;
clk <= '1'; wait for 10 ns;
end process;
tb_ps_start : process
begin
ps_start <='0'; wait for 5 ns;
ps_start <='1'; wait for 10 ns;
ps_start <='0'; wait for 70 ns;
ps_start <='1'; wait for 10 ns;
ps_start <='0'; wait for 70 ns;
ps_start <='1'; wait for 10 ns;
ps_start <='0'; wait for 70 ns;
ps_start <='1'; wait for 10 ns;
ps_start <='0'; wait;
end process;
tb_ps_end : process
begin
ps_end <= '0'; wait for 25 ns;
ps_end <= '1'; wait for 10 ns;
ps_end <= '0'; wait for 70 ns;
ps_end <= '1'; wait for 10 ns;
ps_end <= '0'; wait for 70 ns;
ps_end <= '1'; wait for 10 ns;
ps_end <= '0'; wait for 70 ns;
ps_end <= '1'; wait for 10 ns;
ps_end <= '0'; wait;
end process;
tb_ps_num : process
begin
ps_num <="0000"; wait for 15 ns;
ps_num <="1001"; wait for 80 ns;
ps_num <="1111"; wait for 80 ns;
ps_num <="1110"; wait for 80 ns;
ps_num <="1101"; wait;
end process;
end;
7. 시뮬레이션 결과
① 입력모드 확인
② 수정모드 확인
③ 알람 확인 1
④ 알람 확인 2
키워드
추천자료
- VHDL 모델링 및 합성을 통한 3색 교통 신호 제어기 설계
- 순서 논리 회로 구성 요소와 VHDL
- 준실험설계의 기본논리와 장·단점을 설명하시오.[방통대 행정학과 4학년 D형]
- [정책평가론] 준실험설계의 기본논리와 장단점을 설명하시오.
- [정책평가론] 진실험설계의 기본논리와 장단점을 설명하시오
- 아날로그 및 디지털 회로 설계 실습 - 예비10:4-bit Adder 회로 설계
- 아날로그 및 디지털 회로 설계 실습 - 예비14:패턴인식기 설계
- multisim 이용 - Arbitrary Sequence Counter (with parallel load) 설계 - 4-Bit 동기식 2진...
- 자동화설계_논리연산과 반도체 소자
- 설계 보고 설계1. C 측정회로 설계
- [아날로그 및 디지털회로 설계실습] (결과) 설계실습 05. 신호 발생기
- [아날로그 및 디지털회로 설계실습] (결과) 설계실습 12. 카운터 설계
- [아날로그 및 디지털회로 설계실습] (결과) 설계실습 02. 접촉식 초전형(Pyroelectric) 적외...
- 전자회로 설계 BJT 회로 해석 및 시뮬레이션
소개글